Part Number Hot Search : 
2SC51 KE82A SB104 AM03M HX1236NL CM400 00006 0125S25
Product Description
Full Text Search
 

To Download NJW1159 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 NJW1159
www..com
2-CHANNEL ELECTRONIC VOLUME
s GENERAL DESCRIPTION NJW1159 is a two channel electronic volume IC. It is included output buffer amplifier and also resistor output terminal for using external amplifier to customize for your application. These functions are controlled by three-wired serial data. And the chip selector is available for using four chips on same serial bus line. It's available for two-channel stereo and or multi-channel audio volume. s PACKAGE OUTLINE
NJW1159V
NJW1159M
NJW1159D
s FEATURES q Operating Voltage q Three-Wired Serial Data Control q Chip Selector q Volume q Bi-CMOS Technology q Package Outline s BLOCK DIAGRAM
4.5 to 7.5V available for using four chips on same serial bus line. 0 to -95dB/1dBstep, MUTE SSOP16, DMP16, DIP16
B OUT L
IN L VOL 1
OUT L
B OUT R
IN R VOL 2 CE0 CE1
Inter-face & Logic
OUT R
V+ Bias GND
3 Wired Control Data
V-
-1-
NJW1159
www..com
s PIN ASSIGNMENT
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Symbol OUTL BOUTL VDD_OUT BOUTR OUTR VSS_OUT V+ VINL INR CE0 CE1 DATA CLOCK LACTH GND Function Lch External Opamp Input Connection Terminal Lch Output Internal VDD Noise Rejection Capacitor Terminal Rch Output Rch External Opamp Input Connection Terminal Internal VSS Noise Rejection Capacitor Terminal + Power supply voltage input - Power supply voltage input Lch Input Rch Input Chip Enable Terminal 0 Chip Enable Terminal 1 Control data signal input Clock signal input Latch signal input Ground
16
9
1
8
s ABSOLUTE MAXIMUM RATING (Ta=25C) PARAMETER SYMBOL
Power Supply Voltage Maximum Input Voltage Power Dissipation Operating Temperature Range Storage Temperature Range
RATING
+8/-8
UNIT
V V mW C C
V /V
VIM PD Topr Tstg
+
-
V /V
+
-()
SSOP16 ; 300 DMP16 ; 300 DIP16 ; 500 -40 to +85 -40 to +125
() For the maximum input voltage less than V+/V-
s ELECTRICAL CHARACTERISTICS (Ta=25C,V+/V- = +7V/-7V, RL=47k) PARAMETER x Power Supply Operating Voltage 1 Operating Voltage 2 Supply Current 1 Supply Current 2 x Input/Output Characteristics
Maximum Output Voltage Voltage Gain Channel Gain Balance 1 Channel Gain Balance 2 Maximum Attenuation Mute Level Output Noise Voltage Total Harmonic Distortion Channel Separation V+ VICC IEE No signal No signal 4.5 -7.5 7.0 -7.0 4.5 4.5 7.5 -4.5 9.0 9.0 V V mA mA
SYMBOL
TEST CONDITION
MIN.
TYP.
MAX.
UNIT
(BOUTL : 2pin, BOUTR : 4pin)
VOM GV GV1 GV2 ATT Mute VNO THD CS f=1kHz,THD=1% Volume=0dB VIN=1Vrms, f=1kHz Volume=0dB VIN=1Vrms, f=1kHz Volume=0dB VIN=1Vrms, f=1kHz Volume=-60dB VIN=1Vrms, f=1kHz Volume=-95dB, A-weight VIN=1Vrms, f=1kHz Volume=Mute, A-weight Volume=0dB, Rg=0, A-weight Vo=1Vrms, f=1kHz, Volume=0dB, BW=400-30kHz Vo=1Vrms, f=1kHz, A-weight Volume=0dB, Rg=0 3.0 -0.5 -0.5 -1.0 4.0 0 0 0 -95 -110 -105 (5.6) 0.005 -100 0.5 0.5 1.0 -95 (17.8) 0.05 -90 Vrms dB dB dB dB dB dBV (Vrms) % dB
-2-
NJW1159
www..com
s ELECTRICAL CHARACTERISTICS (Ta=25C,V+/V- = +7V/-7V) PARAMETER
xLogic Control Characteristics
High Level Input Voltage Low Level Input Voltage
SYMBOL
TEST CONDITION
DATA, CLOCK, LATCH, CE0, CE1 Terminal Input DATA, CLOCK, LATCH, CE0, CE1 Terminal Input
MIN.
TYP.
MAX.
UNIT
VIH VIL
2.5 0
-
5.5 1.5
V V
s CONTROL DATA FORMAT
t7 t1 t2 t3 t4 t8
REQ
SCK
MSB LSB D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
DATA
D15
()
MSB First
t5 t6
SYMBOL t1 t2 t3 t4 t5 t6 t7 t8
PARAMETER SCK Clock Width SCK Pulse Width (High) SCK Pulse Width (Low) REQ Rise Hold Time DATA Setup Time DATA Hold Time SCK Setup Time REQ High Pulse Width
MIN 2 0.8 0.8 1.6 0.8 0.8 0.8 1.6
TYP -
MAX -
UNIT sec sec sec sec sec sec sec sec
! TERMINAL DESCRIPTION
-3-
NJW1159
www..com
PIN NO. TERMINAL DC VOLTAGE
SYMBOL
FUNCTION
EQUIVALENT CIRCUIT
V+
3 6
VDD_OUT VSS_OUT
Internal VDD Noise Rejection Capacitor Terminal Internal VSS Noise Rejection Capacitor Terminal
V- (SUB)
2.5V (VDD_OUT) -2.5V (VSS_OUT)
V+
1 5
OUTL OUTR
Lch External Opamp Input Connection Terminal Rch External Opamp Input Connection Terminal
50K
0V 0V
300
V- (SUB)
V+
V+ 400
2 4
BOUTL BOUTR
Lch Output Rch Output
0V 0V
V- (SUB)
7
V+
+Power Supply Voltage Input
V- (SUB)
V+
! TERMINAL DESCRIPTION
-4-
NJW1159
www..com
PIN NO. TERMINAL DC VOLTAGE
SYMBOL
FUNCTION
EQUIVALENT CIRCUIT
V+
9 10
INL INR
Lch Input Rch Input
300 50K V- (SUB)
0V
V+
11 12 13 14 15
CE0 CE1 DATA CLOCK LATCH
Chip Enable Terminal 0 Chip Enable Terminal 1 Control data signal input Clock signal input Latch signal input
0V
8K V- (SUB)
V+
16
GND
Ground
0V
V- (SUB)
-5-
NJW1159
www..com
s APPLICATION CIRCUIT 1. Internal Output Buffer Application
1
GND
16
BOUTL
+
1F
2 VDD_OUT 3 Interface & Logic
15
LATCH
+
10 F BOUTR
14
CLOCK
+
1 F
4
13
DATA
5 VSS_OUT 6
12
CE1
+
10 F V+=+7V
11
CE0
+ +
7 100 F 100 F 8 Bias
10
+
1 F
INR
V-=-7V
9
+
1 F
INL
()
DATA, CLOCK, LATCH are digital lines. Separate the DATA, CLOCK, LATCH lines and Analog signal terminals (especially, 1pin, 5pin, 9pin, 10pin) for avoiding digital noise problem and cross talk.
-6-
NJW1159
www..com
2. External Output Buffer Application (JFET Input type OP Amp.) Ex.) Gv=+15dB
47k +12V OUTL 10k
+
1 F -12V 1 GND 16
J-FET Input Type NJM2082, NJM072/082, NJM353,...., etc.
47k +12V OUTR
2 VDD_OUT 3 Interface & Logic
15
LATCH
+
10 F 10k
14
CLOCK
4
13
DATA
+
1 F -12V 5 VSS_OUT 6 11 CE0 12 CE1
+
10 F V+=+7V
+ +
7 100 F 100 F 8 Bias
10
+
1 F
INR
V-=-7V
9
+
1 F
INL
()
DATA, CLOCK, LATCH are digital lines. Separate the DATA, CLOCK, LATCH lines and Analog signal terminals (especially, 1pin, 5pin, 9pin, 10pin) for avoiding digital noise problem and cross talk.
-7-
NJW1159
www..com
! CONTROL DATA NJW1159 is controlled by 16-bits serial data.
MSB D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Data Select Address Chip Enable CE1 CE0 Chip Address LSB D0
OUT L Volume 1
BOUT L
Interface & Logic
IN L
Control Data
Bias
IN R Volume 2 OUT R BOUT R
Power Supply
MSB
D15 D14 D13 D12 Volume 1 Volume 2 D11 D10 D9 D8
Don't Care Don't Care
LSB
D7 0 0 D6 0 0 D5 0 0 D4 0 1 D3 * * D2 * * D1 * * D0 * *
* Chip address is set by chip enable terminal (CE0, CE1) status.
Chip enable Terminal CE1 CE0 0 0 0 1 1 0 1 1 D3 0 0 0 0 Chip Address D2 D1 0 0 0 0 0 1 0 1 D0 0 1 0 1
! INITIAL CONDITION
MSB
D15 1 1 D14 1 1 D13 1 1 D12 1 1 D11 1 1 D10 1 1 D9 1 1 D8 1 1 D7 0 0 D6 0 0 D5 0 0 D4 0 1 D3 * * D2 * * D1 * *
LSB
D0 * *
-8-
NJW1159
www..com
! DEFINITION OF RESISTOR
D15 D14 D13 D12 Volume 1 Volume 2
x Volume 1 , Volume 2 : 0 to -95dB(1dB/step) D11 D10 D9 D8
Don't Care Don't Care
D7 0 0
D6 0 0
D5 0 0
D4 0 1
D3 * *
D2 * *
D1 * *
D0 * *
< Volume Control > D15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 D13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 Data D12 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 D11 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 D10 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 D9 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 Setting 0dB -1dB -2dB -3dB -4dB -5dB -6dB -7dB -8dB -9dB -10dB -11dB -12dB -13dB -14dB -15dB -16dB -17dB -18dB -19dB -20dB -21dB -22dB -23dB -24dB -25dB -26dB -27dB -28dB -29dB -30dB -31dB -32dB -33dB -34dB -35dB -36dB -37dB -38dB -39dB -40dB -41dB -42dB -43dB -44dB -45dB -46dB -47dB -48dB -49dB -50dB
-9-
NJW1159
www..com
D15 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
D14 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
D13 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Data D12 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1
D11 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1
D10 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1
D9 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1
Setting -51dB -52dB -53dB -54dB -55dB -56dB -57dB -58dB -59dB -60dB -61dB -62dB -63dB -64dB -65dB -66dB -67dB -68dB -69dB -70dB -71dB -72dB -73dB -74dB -75dB -76dB -77dB -78dB -79dB -80dB -81dB -82dB -83dB -84dB -85dB -86dB -87dB -88dB -89dB -90dB -91dB -92dB -93dB -94dB -95dB ( MUTE )
Initial Setting
()
- 10 -
NJW1159
www..com
! TYPICAL CHARACTERISTICS
Operating Current vs. Pow er Supply voltage 5 5.5 Operating Current vs. Am bient tem parature V+/V-=7V,ICC
4 5 Operating Current [mA] Operating Current [mA]
3
85C
2
4.5
1
25C -40C
4
0 0 2 4 6 8 10 Pow er Supply Voltage [V]
3.5 -50
0
50 Ambient temparature [oC]
100
150
Maxim um Output Voltage vs. Frequency V+/V-=7V,THD=1% 5 5
Maxim um Output Voltage vs. Am bient tem parature V+/V-=7V,THD=1%
Maximum Output Voltage [Vrms]
Maximum Output Voltage [Vrms] 10000 100000
4.8
4.5
4.6
85C
4
4.4
25C -40C
4.2
3.5
4 10 100 1000 Frequency [Hz]
3 -50
0
50
100
150
Ambient temparature [oC]
20
Voltage Gain vs. Am bient tem parature V+/V-=7V,Vin=0dBV,f=1kHz,RL=10k 0
Voltage Gain vs. Gain set level V+/V-=7V,Vin=0dBV,f=1kHz,RL=10k
0dB
0 -20 Voltage Gain [dB] Voltage Gain [dB] -10 -20 -30 -40 -50 -60 -70 -80 -100 -90
-40 -60
-50dB
-80
-95dB
-40C,25C,85C
Mute
-120 -50 -100 0 50 Ambient temparature 100 [oC] 150 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100
Gain set level [dB]
- 11 -
NJW1159
www..com
! TYPICAL CHARACTERISTICS
Output Noise Voltage vs. Am bient tem paraure V+/V-=7V,Rg=0, A-Weighted 0 10 THD+N vs. Input Level V+/V-=7V,RL=10k,BW: 10Hz-80kHz
-20 Outpu Noise Voltage [dB]
1
-40 THD+N [%] 0.1
-60
20kHz
0.01
-80 0.001
-100
20Hz
-120 -50 0 50 100 150 0.0001 0.01 0.1 Input Level [Vrms] 1
1kHz
10
Ambient temparature [oC]
THD+N vs. Input Level V+/V-=7V,f=1kHz,RL=10k,BW: 400Hz-30kHz 10 10
THD+N vs. Input Level V+/V-=7V,f=1kHz,RL=10k,BW: 400Hz-30kHz
1
-20dB
-30dB
1
THD+N [%]
0.1
THD+N [%]
0.1
0.01
0.01
85C
-10dB
0.001
0dB
0.001
25C -40C
0.0001 0.01
0.1
1
10
0.0001 0.01
0.1 Input Level [Vrms]
1
10
Input Level [Vrms]
THD+N vs. Am bient tem parature V+/V-=7V,f=1kHz,RL=10k,BW: 400Hz-30kHz 10 10
THD+N vs. Frequency V+/V-=7V,f=1kHz,RL=10k,BW: 400Hz-30kHz
1
1
THD+N [%]
THD+N [%]
0.1
0.1
85C
0.01
0.01
25C
0.001 0.001
-40C
0.0001 -50
0.0001 0 50 100 150 10 100 1000 Frequency [Hz] 10000 100000 Ambient temparature [oC]
- 12 -
NJW1159
www..com
[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.
- 13 -


▲Up To Search▲   

 
Price & Availability of NJW1159

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X